DIGITAL ELECTRONICS

Ingegneria Elettronica DIGITAL ELECTRONICS

0612400031
DIPARTIMENTO DI INGEGNERIA INDUSTRIALE
EQF6
ELECTRONIC ENGINEERING
2022/2023

OBBLIGATORIO
YEAR OF COURSE 2
YEAR OF DIDACTIC SYSTEM 2018
SPRING SEMESTER
CFUHOURSACTIVITY
990LESSONS
Objectives
THE COURSE AIMS TO EQUIP STUDENTS WITH THE BASIC KNOWLEDGE OF DIGITAL ELECTRONICS. THE STRUCTURE AND OPERATION OF ELEMENTARY LOGIC DOORS ARE ANALYZED, BOTH IN MOS TECHNOLOGY AND IN BIPOLAR TECHNOLOGY. TO THIS END, THE COURSE PROVIDES A METHODOLOGICAL PART AND AN APPLICATION. THE METHODOLOGICAL PART IS DEVOTED TO THE STUDY OF THE MOST IMPORTANT ASPECTS OF THE OPERATION OF THE CIRCUITS, THROUGH ANALYTICAL MODELS IN ORDER TO OBTAIN THE MOST SIGNIFICANT PARAMETERS OF THE DIGITAL LOGIC. THE APPLICATION PART IS DEVOTED TO CARRYING OUT COMPUTER-ASSISTED EXERCISES IN ORDER TO ACQUIRE BASIC KNOWLEDGE OF THE SPICE CIRCUIT SIMULATORS AND LAYOUT EDITORS.

KNOWLEDGE AND UNDERSTANDING.
UNDERSTANDING THE OPERATION OF LOGIC CIRCUITS AND MODELS FOR ESTIMATING THEIR PERFORMANCE. KNOWLEDGE OF PROJECT METHODOLOGIES OF STATIC CMOS LOGIC. KNOWLEDGE OF CAD TOOLS FOR COMPUTER-AIDED DESIGN, SYNTHESIS AND TESTING, OF INTEGRATED CIRCUITS.

APPLYING KNOWLEDGE AND UNDERSTANDING.
TO BE ABLE TO ANALYZE THE OPERATION OF LOGIC CIRCUITS. BEING ABLE TO DESIGN A LOW AND MEDIUM CMOS LOGIC CIRCUIT WITH SEMI-CUSTOM AND FULL-CUSTOM TECHNIQUES. KNOW HOW TO ACHIEVE LOW AND MEDIUM COMPLEXITY CMOS CIRCUITS LAYOUT. BEING ABLE TO USE TOOLS TO IMPLEMENT AND TEST LOGIC CIRCUITS.

COMMUNICATION SKILLS.
KNOW HOW TO CHOOSE THE LOGIC FAMILY THAT BEST MEETS THE SPECIFICATIONS. KNOW HOW TO APPROACH SIMPLE LOGIC FUNCTIONS. KNOW HOW TO CHOOSE THE MOST APPROPRIATE TOOLS FOR CREATING AN ASSIGNED PROJECT.

LEARNING SKILLS.
KNOW HOW TO WORK TOGETHER. BEING ABLE TO EXPOSE A TOPIC RELATED TO LARGE-SCALE DIGITAL INTEGRATION SYSTEMS ORALLY AND IN WRITING. KNOW HOW TO RELATE IN WRITING AND ORAL ABOUT A PROJECT.
Prerequisites
PREREQUISITES ARE:
-KNOWLEDGE OF THE FOUNDATIONS OF ELECTRONICS IS REQUIRED FOR THE SUCCESSFUL ACHIEVEMENT OF THE GOALS SET FOR THE STUDENT.
Contents
GENERAL CHARACTERISTICS OF LOGIC FAMILIES (LECTURES: 4H; EXERCISE 0H)
STATIC CHARACTERISTICS; DYNAMIC CHARACTERISTICS; FAN-IN, FAN-OUT, INTEGRATION LEVEL.

INTRODUCTION TO LOGIC GATES IN BIPOLAR TECHNOLOGY (LECTURES: 4; EXERCISE 0)
THE TTL LOGIC FAMILY, WIRED AND OPEN-COLLECTOR CIRCUITS. CML LOGIC FAMILY AND ECL, INTERFACE CIRCUITS.

LOGIC GATES IN CMOS TECHNOLOGY (LECTURES: 16; EXERCISE 6)
STATIC AND DYNAMIC PERFORMANCE OF NMOS LOGIC FAMILIES, MOS RESISTIVE LOAD CARRYING, EEMOS, EDMOS, LOGICAL EXPANSIONS, CMOS LOGIC PERFORMANCE.

LOGIC DESIGN (LECTURES: 5; EXERCISE 0)
BOOLEAN ALGEBRA; FULL-CUSTOM AND SEMI-CUSTOM PROJECT FLOW. TRUTH TABLES AND MINIMIZATION OF BINARY FUNCTIONS; COMPLEX CMOS LOGIC PORTS; TRANSMISSION PORTS.

PHYSICAL DESIGN (LECTURES: 10; EXERCISE 4; LAB: 5)
MOSFET SWITCH-LEVEL MODEL; PARASITE PARAMETERS; DELAY AND POWER DISSIPATION ESTIMATION OF A CMOS CIRCUIT.

SEQUENTIAL CIRCUITS (LECTURES. 10; EXERCISE. 4: LAB 5)
BISTABLE PRINCIPLE; LATCH, OPERATION; LATCH S-R; LATCH J-K, D-LATCH STATIC AND DYNAMIC. FLIP-FLOP MASTER-SLAVE TYPE D STATIC AND DYNAMIC; TRUE SINGLE PHASE OF CLOCK FLIP-FLOP. TIME OF SET-UP, HOLD, TCQ E TDQ.
OVERLAP BETWEEN CLOCK PHASES.

FSM (ORE LEZ. 4; ORE ESERC. 3: ORE LAB 0)
GENERAL STRUCTURE OF A FSM; CONSTRAINS GENERATED BY HOLD AND SET-UP TIME; APPLICATIONS.

DESIGN AND SIMULATION OF CMOS LAYOUT (LAECTURES 5; EXERCISE 0: LAB 5)
INTRODUCTION TO THE CMOS FABRICATION PROCESS; DESIGN RULES; LAYOUT EDITOR; DESIGN-RULE CHECKER; STANDARD CELLS; TRANSISTOR CHAINING AND INTEGRATION TECHNIQUES. APPLICATIONS.
SPICE; INPUT FILE; MAIN COMMANDS; SPICE MODELS OF MOSFET AND BJT. APPLICATIONS.
Teaching Methods
TEACHING INVOLVES THE PROVISION OF THEORETICAL LESSONS AND LABORATORY EXERCISES IN A NUMBER OF HOURS REPORTED IN THE COURSE CONTENT. THE EXERCISES INVOLVE THE VARIOUS ISSUES ADDRESSED IN THE THEORETICAL LESSONS AND ARE STRUCTURED SO AS TO FACILITATE THE LEARNING OF TECHNIQUES AND METHODS FOR SOLVING BASIC PROBLEMS OF DIGITAL ANALYSIS AND SYNTHESIS AND THE DESIGN OF THE LAYOUT OF CMOS CIRCUITS BY MEANS OF CAD TOOLS.
Verification of learning
THE EVALUATION OF THE COURSE WILL BE EXPRESSED IN THIRTIETH (THE MINIMUM LEVEL CORRESPOND TO "18" AND THE MAXIMUM TO "30 AND LODE"). IT WILL THROUGH TWO WRITE TESTS OF VERIFICATION TO BE DONE DURING THE LESSONS, WHICH EXEMPT THE STUDENT FROM THE ORAL TEST. THE TESTS WILL CONSIST OF NUMERICAL EXERCISES AND THEORETICAL QUESTIONS ON THE TOPICS COVERED IN THE COURSE IN THE LESSONS BEFORE THE TEST. THEY WANT: 1) VERIFY THE LEARNING OF THE TOPICS TREATED IN THE THEORY HOURS; 2) VERIFY THE EXPOSURE CAPACITY OF THE TOPICS CONTAINED; 4) VERIFY THE JUDGMENT AUTONOMY IN PROPOSING THE MOST APPROPRIATE APPROACH TO ARGUMENT AS REQUIRED.
AT THE END OF THE SECOND TEST, IF ALL ARE SUFFICIENT, THE ARITHMETIC AVERAGE OF RESULTS WILL GENERATE A STARTING VOTE. THIS MAY BE ACCEPTED BY THE STUDENT OR IMPROVED AT THE REQUEST OF THE STUDENT THROUGH AN ORAL TEST OF ABOUT 30 MINUTES WITH QUESTIONS ABOUT THE ENTIRE PROGRAM. IF ONE OF THE TESTS HAS TO BE UNDER SUFFICIENCY, THE STUDENT MUST NECESSARILY SUPPORT AN ORAL VERIFICATION IN WHICH HE WILL HAVE TO DEMONSTRATE TO HAVE OVERCOME THE DIFFICULTIES OF THE WRITTEN TEST. THE ACHIEVEMENT OF SUFFICIENCY REQUIRES THAT THE STUDENT IS ABLE TO KNOW, RECOGNIZE AND ANALYZE THE BASIC OPERATION OF THE LOGICAL PORTS PRESENTED IN THE COURSE AND TO KNOW THE BASIC CONCEPTS OF EVERY MACRO-TOPIC CARRIED OUT IN LESSONS. THE ACHIEVEMENT OF EXCELLENCE IS ACHIEVED THROUGH AN ORAL TEST THAT FOLLOWS TWO WRITTEN TESTS ASSESSED WITH AN ARITHMETIC AVERAGE OF 28/30, IN WHICH THE STUDENT SHOWS THAT HE HAS REACHED A HIGH LEVEL OF AUTONOMY IN THE ANALYSIS OF CIRCUITS PROPOSED EVEN IF THEY ARE NEW WITH RESPECT TO THOSE SHOWED IN THE LESSON.
Texts
J. P. UYEMURA, “CMOS LOGIC CIRCUITS DESIGN”, KLUWER ACADEMIC PRESS.

J. M. RABAEY, A. CHANDRAKASAN, B. NIKOLIC: "CIRCUITI INTEGRATI DIGITALI; L'OTTICA DEL PROGETTISTA." PARSON - PRENTICE HALL.


MANUALS OF THE TOOLS, SLIDES AND ADDITIONAL MATERIAL WILL BE PROVIDED DURING THE COURSE.
More Information
C
  BETA VERSION Data source ESSE3 [Ultima Sincronizzazione: 2023-01-23]