Digital Systems Electronics

Ingegneria Elettronica Digital Systems Electronics

0622400031
DIPARTIMENTO DI INGEGNERIA INDUSTRIALE
EQF7
ELECTRONIC ENGINEERING
2020/2021



OBBLIGATORIO
YEAR OF COURSE 2
YEAR OF DIDACTIC SYSTEM 2018
PRIMO SEMESTRE
CFUHOURSACTIVITY
990LESSONS
Objectives
THE COURSE AIMS TO GIVE THE STUDENT ADVANCED KNOWLEDGE ABOUT THE DESIGN OF INTEGRATED DIGITAL SYSTEMS, BY GIVING THE ANALYSIS METHODS FOR THE DIMENSIONING OF THE DIGITAL SIGNAL PROCESSING COMPONENTS, AS WELL AS KNOWLEDGE OF THE HW/SW TOOLS FOR SYSTEM DESIGN ON ASIC AND FPGA:
• KNOWLEDGE AND UNDERSTANDING
THE STUDENTS WILL ACQUIRE THE NECESSARY KNOWLEDGE TO BE ABLE TO ANALYZE THE PERFORMANCE OF FUNCTIONAL BLOCKS FOR THE SIGNAL PROCESSING AND TO GIVE A UNITARY VIEW OF THE WHOLE HW ARCHITECTURE OF A DIGITAL ELECTRONIC SYSTEM. STUDENTS WILL ACQUIRE FURTHER KNOWLEDGE OF CAD TOOLS FOR THE COMPUTER ASSISTED, DESIGN AND TESTING OF INTEGRATED CIRCUITS. THEY WILL KNOW THE INTERNAL STRUCTURE OF A MODERN FPGA AND TO USE IT FOR PROTOTYPING THE DESIGNED SYSTEMS.
• KNOWLEDGE AND APPLIED UNDERSTANDING
THE STUDENTS WILL BE ABLE TO ANALYZE, DIMENSIONING AND IMPLEMENTING CIRCUITS OF HIGH COMPLEXITY, WHICH OPERATIONS REQUIRE THE KNOWLEDGE OF DIGITAL AND MIXED SIGNAL ELECTRONIC COMPONENTS. THEY WILL BE ABLE DESIGN AND SIMULATE DIGITAL SYSTEMS BY USING CAE TOOLS AND USE FPGA TO IMPLEMENT THEM.
• MAKING JUDGMENTS
THE STUDENT WILL BE ABLE TO CHOOSE THE BETTER METHODS FOR THE ANALYSIS AND SYNTHESIS OF DIGITAL SYSTEMS OF HIGH COMPLEXITY, AS WELL AS JUDGE THE INFLUENCE OF THE DIFFERENT DESIGN PARAMETERS ON THEIR PERFORMANCE
• COMMUNICATION SKILLS
THE TECHNICAL CONTENTS OF THE COURSE NECESSARILY REQUIRE THAT THE STUDENTS ACQUIRE A TECHNICAL LANGUAGE FOR A GOOD WRITTEN AND ORAL PRESENTATION. SINCE THE LABORATORY WORK REQUIRES A GROUP ORGANIZATION OF STUDENTS, THEY WILL GAIN EXPERIENCE OF TEAMWORK AND PRACTICE IN IT TO COMMUNICATE WITH A SPECIFIC TECHNICAL LANGUAGE.
• ABILITY TO LEARN
GIVEN THE NEED, PURSUED BY THE COURSE, THAT THE STUDENTS ACQUIRE THE ABILITY TO ANALYZE THE EFFECTS OF INCREASING INTEGRATION OF DEVICES ON THE CIRCUIT PERFORMANCES, THEY WILL HAVE AWARENESS OF THE CONTINUING EVOLUTION OF ELECTRONICS AND THE NEED FOR A CONTINUOUS INDEPENDENT LEARNING.
Prerequisites
IN ORDER TO ACHIEVE THE BEST RESULTS, STUDENTS MUST KNOW IN ADVANCE:
• SOLID-STATE DEVICE PHYSICS AND THE MODELS THAT DESCRIBE THEIR BEHAVIOR IN DIGITAL CIRCUITS;
• FUNDAMENTALS OF DIGITAL AND ANALOG ELECTRONIC;
• FUNDAMENTALS OF LOGIC NETWORKS.
Contents
1. DESIGN FLOW FO DIGITAL SYSTEMS. [2H]
2. HARDWARE DESCRIPTION LANGUAGE VHDL [18H]
3. EDA TOOL FOR FPGA DESIGN. [5H]
4. DATAPATH: [20H]
O CARRY SKIP, CARRY SELECT, CARRY LOOK-AHEAD.
O MULTIPLIERS; CORDIC; DIGITAL SIGNAL PROCESSING: MULTIPLY-ACCUMULATOR (MAC); AND SUM-OF-PRODUCT (SOP) TO SPEED-UP ANOMALY DETECTION INTEGRATED SYSTEMS;
5. CONTROL LOGIC: OPERATION AND DESIGN WITH VHDL [2H]
6. FPGA: [20H]
O FPGA RAM-BASED FROM ALTERA E XILINX. [6H]
O SYNTHESIS AND SIMULATION ENVIRONMENT FOR FPGA XILINX (ALT. ALTERA). [4H]
7. TIMING OF DIGITAL SYSTEMS: PIPELINE; SEQUENTIAL SYSTEMS; HAND-SHACKING. CLOCK GENERATION AND DISTRIBUTION [10H]
8. SEMICONDUCTOR MEMORIES: STATIC AND DYNAMIC MEMORIES, ROM MEMORIES, PERIPHERAL CIRCUITS [3H]
Teaching Methods
The course includes class and laboratory lessons for 40h and 10h respectively. Laboratory activities involve the students for the last 40h, duting which they develop digital design systems by using Xilinx environment and Digilent CMOD board, equipped with FPGA Xilinx Artix 7. Projects are developed in team to enforce the workgroup capabilities of the students.
Verification of learning
THE ASSESSMENT OF THE EXAMINATION IS EXPRESSED IN THIRTIETH WITH VOTES THAT GO FROM 18 TO 30 AND LODE. THE EVALUATION OF THE ACHIEVEMENT OF THE PREFIXED OBJECTIVES WILL BE THROUGH A TEST AND THE ORAL DISCUSSION OF AN ELABORATION. THE TEST IS POSITIONED AT THE END OF THEORY LESSONS AND CONSISTS OF QUESTIONS OF THEORY ON ALL THE ARGUMENTS OF THE LESSON. THE ELABORATE WILL CONSIST IN THE REALIZATION, THROUGH THE FPGA, OF A DIGITAL SYSTEM, ASSIGNED DURING THE COURSE, WHICH MAY BE DIFFERENT FROM YEAR TO YEAR. THE TASK WILL BE PRESENTED BY MEANS OF A TECHNICAL REPORT THAT THE STUDENT WILL SUPPLY TO THE TEACHER BEFORE THE ORAL INTERVIEW. THE INTERVIEW IS ACCESSED AFTER THE EXAMINATION OF THE EXAMINATION AND CONSIDER THE DISCUSSION OF THE PROCESS. THIS WILL BE ASSESSED ON THE BASIS OF TECHNICAL CORRECTNESS AND COMPLETENESS AND WILL COMPETE AT THE DETERMINATION OF THE FINAL VOTE WHICH WILL BE SET FOR THE INTERVIEW AND EXPRESSED IN THIRTIES. SUFFICIENCY WILL BE REACHED BY DEMONSTRATING TO KNOW THE TOPOLOGY AND THE BASIC OPERATION OF THE CIRCUITS SHOWN DURING THE COURSE. EXCELLENCE IS OBTAINED BY SHOWING THAT IT CAN KNOW IN AUTONOMOUSLY ABOUT CIRCUITS DERIVED FROM THOSE SHOWN DURING THE COURSE AND TO KNOW SUINTETING DIGITAL SYSTEMS, EVEN COMPLEX, IN AN AUTONOMOUS MANNER.
Texts
1. J. M. RABAEY, A. CHANDRAKASAN, B. NIKOLIC “CIRCUITI INTEGRATI DIGITALI: L’OTTICA DEL PROGETTISTA”, PEARSON/PRENTICE-HALL.
2. N.H.E. WESTE, D. HARRIS “CMOS VLSI DESIGN: A CIRCUITS AND SYSTEMS PERSPECTIVE”, ADDISON WESLEY.
3. MANUALS OF HW/SW TOOLS, SLIDES AND ADDITIONAL MATERIAL WILL BE PROVIDED DURING THE COURSE BY USING CLOUD PLATFORMS.
More Information
C
  BETA VERSION Data source ESSE3 [Ultima Sincronizzazione: 2022-05-23]